VLSI systems design of 51.84 Mb/s transceivers for ATM-LAN and broadband access
نویسندگان
چکیده
منابع مشابه
VLSI Systems Design of 51.84 Mb/s Transceivers For Atm-LAN and Broadband Access - Signal Processing, IEEE Transactions on
We present the following in this paper: 1) system design issues for the implementation of 51.84 Mb/s ATM-LAN and broadband access transceivers and 2) a pipelined fractionally spaced linear equalizer (FSLE) architecture. Algorithmic concerns such as signal-to-noise ratio (SNR) and bit-error rate (BER) along with VLSI constraints such as power dissipation, area, and speed were addressed in a comm...
متن کاملVLSI Systems Design for 51 . 84 Mb / s . 4 TM - LAN
presented in this paper are: 1.) system design issues for the implementation of 51.84 Mb/s ATM-LAN transceivers, 2.) an integrated VLSI design methodology underlying this design, and 3.) a pipelined fractionally-spaced linear equalizer (FSLE) architecture. The integrated design methodology incorporates algorithmic concerns such as signal-to-noise ratio ( S N R ) and bit-error rate (BER) along w...
متن کاملA Low-power Vlsi Design Methodology for High Bit-rate Data Communications over Utp Channel
Presented in this paper is a systematic methodology to design low-power integrated transceivers for broadband data communications over unshielded twisted-pair (UTP) channels. The design methodology is based upon two algorithmic low-power techniques referred to as Hilbert transformat ion and strength reductzon and a high-speed pipelining technique referred to as relaxed look-ahead transformation...
متن کاملA low-power phase-splitting adaptive equalizer for high bit-rate communication systems
A low-power architecture for a phase-splitting passband equalizer (PSPE) is proposed in this correspondence. The Hilbert relationship between the in-phase and quadrature-phase equalizers in the PSPE is exploited to develop the proposed architecture. It is shown via analysis and simulations that in a 51.84-Mb/s ATM-LAN environment, the proposed receiver results in 1) a net saving in power if the...
متن کاملLow-power adaptive filter architectures and their application to 51.84 Mb/s ATM-LAN
In this paper, we present low-power and highspeed algorithms and architectures for complex adaptive filters. These architectures have been derived via the application of algebraic and algorithm transformations. The strength reduction transformation is applied at the algorithmic level as opposed to the traditional application at the architectural level. This results in a power reduction by 21% a...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. Signal Processing
دوره 46 شماره
صفحات -
تاریخ انتشار 1998